BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//7ZEJZN
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-SED3UJ@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T132000
DTEND;TZID=CET:20260610T133000
DESCRIPTION:The PULP Platform team at ETH Zürich and the University of Bol
 ogna has delivered several “big” chips based on RISC-V cores that exce
 ed the complexity of chips traditionally designed in academic/research set
 tings. These designs are made possible through open-source principles that
  allow greater collaboration and innovation in critical parts of the desig
 n. RISC-V has been instrumental in the development of these designs\, allo
 wing the team to develop a sandbox of building blocks for creating designs
  that exceed one billion transistors.
DTSTAMP:20260522T162846Z
LOCATION:Poster Island C
SUMMARY:RISC-V Silicon at Scale in Academia: Designing “Big” Open-Sourc
 e Chips on PULP Platform - Yichao Zhang
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/SED3UJ/
END:VEVENT
END:VCALENDAR