BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//CKAT8F
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-FZ3AYJ@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T133000
DTEND;TZID=CET:20260609T140000
DESCRIPTION:The Mambo XiaoXin Robot uses the StarrySky C2-Pico open-source 
 development board as its core controller\, paired with ASR-PRO voice recog
 nition module\, forming a compact robotic system that integrates motion co
 ntrol\, voice interaction\, and intelligent response.\nThe StarrySky C2-Pi
 co board is equipped with the RetroSoC chip independently developed by the
  ECOS(EDA\, Chip\, One Student One Chip\, System) team. This chip is fabri
 cated using the ICSprout 55 nm open-source PDK process flow and represents
  a technological achievement that combines the open instruction set RISC-V
 \, open-source EDA\, open-source IP\, and open-source PDK. Its functionali
 ty and performance are benchmarked against the low- to mid-end products of
  ST’s F1 series.\nInternally\, the chip integrates the classic lightweig
 ht open-source RISC-V processor core PicoRV32\, fully implementing the RV3
 2IMC instruction set architecture\, with a maximum clock frequency of up t
 o 72 MHz. The chip includes 128 KB of on-chip SRAM\, while the board furth
 er expands storage with 8 MB PSRAM and 16 MB SPI Flash\, forming a multi-l
 evel memory system. In addition\, the chip integrates a rich set of open-s
 ource peripheral drivers\, including UART\, SPI\, I2C\, PS/2\, PWM\, GPIO\
 , timers\, and more\, meeting diverse embedded development requirements.
DTSTAMP:20260522T162356Z
LOCATION:Devzone
SUMMARY:OSOC Mambo Robot: RISC-V processor chip showcase using open-source 
 IP\, EDA\, and PDK - Xiaoke Su
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/FZ3AYJ/
END:VEVENT
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-XVSFHN@cfp.riscv-europe.org
DTSTART;TZID=CET:20260611T111000
DTEND;TZID=CET:20260611T112000
DESCRIPTION:The “One Student One Chip” (OSOC) initiative was launched b
 y the University of Chinese Academy of Sciences in 2019. The initiative gu
 ides students through designing a RISC-V processor chip from scratch\, inc
 luding tape-out\, developing a simple operating system\, running it on the
  chip\, running the real game Legend of Sword and Fairy\, and completing t
 he physical design process using open-source EDA tools. This enables stude
 nts to understand the entire processor chip design process. As of February
  2026\, OSOC enrollments have surpassed 17\,000\, representing participant
 s from more than 1\,200 universities worldwide. This report introduces the
  implementation of the “One Student One Chip” initiative and the outco
 mes of open-source chip talent cultivation.
DTSTAMP:20260522T162356Z
LOCATION:Poster Island D
SUMMARY:"One Student One Chip" Initiative: Learn to Build RISC-V Chips from
  Scratch with MOOC - Xiaoke Su
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/XVSFHN/
END:VEVENT
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-HXQWPZ@cfp.riscv-europe.org
DTSTART;TZID=CET:20260611T140000
DTEND;TZID=CET:20260611T143000
DESCRIPTION:This video documents the unboxing and functional verification p
 rocess of the StarrySky development board by participants of the “One St
 udent One Chip (OSOC)” Program IV\, following the successful tape-out an
 d chip delivery. Featuring a fully customized RISC-V processor core indepe
 ndently developed by the trainees\, this self-designed board demonstrates 
 remarkable technical achievements through successful execution of classic 
 games like Mario and rendering of the university's emblem.  This helped st
 udents strengthen capabilities in hardware–software co-design of compute
 r systems\, and cultivated their abilities to understand\, build\, debug\,
  and optimize complex systems. The student in this video\, who is called T
 ao Zhou\, is currently a core technical contributor in the XiangShan front
 end team\, responsible for the development and performance optimization of
  the ICache and BPU.
DTSTAMP:20260522T162356Z
LOCATION:Devzone
SUMMARY:“One Student One Chip”: Student Board Power-Up Demo Video - Xia
 oke Su
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/HXQWPZ/
END:VEVENT
END:VCALENDAR
