BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//CYA7AS
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-LSXU7K@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T155000
DTEND;TZID=CET:20260610T160000
DESCRIPTION:We present **Wolvrix**\, an open-source infrastructure that ing
 ests Verilog-2005/SystemVerilog into GRH (Graph RTL Hierarchy)\, an SSA-ba
 sed graph intermediate representation\, and supports composable transforma
 tion passes with Verilog re-emission. Wolvrix models complex SystemVerilog
  semantics\, including multi-event registers\, multi-port memories\, black
 boxes\, cross-module references\, and DPI-C calls\, within a uniform graph
  structure amenable to analysis and transformation. We describe GRH and Wo
 lvrix's architecture\, and present roundtrip re-emission on XiangShan and 
 XuanTie C910 plus RepCut partitioning on XiangShan.
DTSTAMP:20260522T162345Z
LOCATION:Poster Island B
SUMMARY:Wolvrix: A SystemVerilog-Native Graph Infrastructure for RTL Resear
 ch - Haojin Tang
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/LSXU7K/
END:VEVENT
END:VCALENDAR