BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//GLZ387
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-7NKZ8A@cfp.riscv-europe.org
DTSTART;TZID=CET:20260611T130000
DTEND;TZID=CET:20260611T131000
DESCRIPTION:Combining signal processing and artificial intelligence applica
 tions is actually a demanding task as these areas require different hardwa
 re support during program execution. Specifically\, if the demands on rea-
 time as well as fast execution are high\, any feasible solution will use d
 ifferent processing platforms\, e.g. DSPs for signal processing and GPU fo
 r AI. This results in higher costs\, less reliability and high demands on 
 memory transfer rates not to talk about different development tool chains\
 , This paper introduces the UB410 architecture based on RISC-V with enhanc
 ements to support different application classes like digital signal proces
 sing and artificial intelligence.
DTSTAMP:20260715T065842Z
LOCATION:Poster Island C
SUMMARY:A RISC-V based Coarse-Grained Reconfigurable Architecture to Unify 
 Signal and AI Processing - Christian Siemers
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/7NKZ8A/
END:VEVENT
END:VCALENDAR