BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//GZR397
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-RWGSHJ@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T111000
DTEND;TZID=CET:20260610T112000
DESCRIPTION:Identifying the optimal hardware configuration for running comp
 lex workloads on edge devices is critical for reducing cost and maximizing
  performance. Tailoring hardware designs to specific applications signific
 antly increases resource efficiency\, which is essential to meet the stric
 t performance constraints. Unfortunately\, exploring the design space at t
 he hardware-level is difficult due to the complexity of the hardware desig
 n processes. \nWe present RETrace EX\, an interactive analysis framework f
 or identifying profitable hardware optimizations from system-level executi
 on traces. The tool automatically identifies custom ISA extensions and est
 imates their performance impact as well as the expected area cost. To adju
 st the optimization goal for arbitrary systems and design capabilities\, t
 he user can choose from a range of preset scoring functions or specify a c
 ustom one. Applied to a wide range of representative embedded and edge art
 ificial intelligence workloads\, we are able to identify individual custom
  instructions that yield expected performance improvements of up to 32 % f
 or Embench and 60 % for MLPerf Tiny benchmarks. The framework is provided 
 as open source.
DTSTAMP:20260522T162730Z
LOCATION:Poster Island B
SUMMARY:RETrace EX: Interactive Trace Analysis Framework for RISC-V Hardwar
 e Optimization - Jan Zielasko
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/RWGSHJ/
END:VEVENT
END:VCALENDAR