BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//HFXED8
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-ZTDS9J@cfp.riscv-europe.org
DTSTART;TZID=CET:20260611T133000
DTEND;TZID=CET:20260611T134000
DESCRIPTION:This paper presents a compact FPGA-based controller for Reconfi
 gurable Intelligent Surfaces (RIS) that integrates an embedded RISC-V proc
 essor and dedicated hardware control within a single device. The proposed 
 architecture targets a 15×15 mechanical RIS prototype driven by stepper m
 otor actuators. The embedded RISC-V processor accesses the RIS controller 
 through a lightweight memory-mapped interface\, enabling software-programm
 able RIS reconfiguration while fully abstracting low-level actuation detai
 ls. By integrating processing and control within the same FPGA\, the propo
 sed platform eliminates the need for external computing units and reduces 
 communication latency.
DTSTAMP:20260522T162349Z
LOCATION:Poster Island A
SUMMARY:A Fully Integrated FPGA-Based Reconfigurable Intelligent Surface Co
 ntroller using an Embedded RISC-V Core - Rubén Padial-Allué
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/ZTDS9J/
END:VEVENT
END:VCALENDAR