BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//VYHAT9
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-ACRS3G@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T155000
DTEND;TZID=CET:20260609T160000
DESCRIPTION:As the NIST Lightweight Cryptography (LWC) standard\, ASCON is 
 pivotal for securing IoT ecosystems. This work presents CHIMERA\, a multip
 urpose cryptographic engine for RISC-V\, supporting AEAD and Hashing. We p
 ropose two architectural paradigms integrated via the Core-V eXtension Int
 erface (CV-X-IF): a high-performance Complete Round (CR) version utilizing
  a state-register bank\, and a minimalist Bitwise Rotation Unit (BRU) vers
 ion focusing on Instruction Set Extensions (ISE). Our designs suit through
 put-critical workloads\, delivering up to 6x speed-up\, as well as footpri
 nt-constrained deployments on ASIC and FPGA.
DTSTAMP:20260522T162821Z
LOCATION:Poster Island B
SUMMARY:CHIMERA: Cryptographic Hardware for Integrated Multipurpose Engine 
 on RISC-V with ASCON - Enrico Manfredi\, aledolme\, Valeria Piscopo
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/ACRS3G/
END:VEVENT
END:VCALENDAR