BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//WHGEWC
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-DHQPQB@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T104000
DTEND;TZID=CET:20260610T105000
DESCRIPTION:We are going to talk about a fully open tapeout - from first sc
 hematics published for community review to sending the design to the Fab o
 ver the course of 6 months. Leveraging ET-platform and ecosystem around it
 \, open source tools and now open CORE-ET silicon platform (part of OpenHW
  group)\, we present many-core RISC-V-based design with MRAM\, creating a 
 basis for the next generation open designs. \nThis talk presents an increa
 singly open development model\, highlighting both the progress already mad
 e and the practical gaps that remain in today’s silicon ecosystem.
DTSTAMP:20260522T162352Z
LOCATION:Poster Island C
SUMMARY:From Open Architecture to Open Silicon: Taping out CORE-ET Many-Cor
 e RISC-V Platform - Tanya Dadasheva\, Roman Shaposhnik
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/DHQPQB/
END:VEVENT
END:VCALENDAR