BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//WTD9YU
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-LNTKNT@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T130000
DTEND;TZID=CET:20260610T131000
DESCRIPTION:Reactive real-time systems rely on preemption and\, by extensio
 n\, context switching (CS) to schedule critical tasks. Short\, frequent in
 terrupt routines may use a disproportinally large ammount of time and ener
 gy for CS rather than core application functionality. Replicated register 
 files (RRFs) are an established solution for fast CS\, but area-intensive 
 and poorly scalable. This abstract presents the heterogeneous interrupt ar
 chitecture\, a solution for targeted use of RRFs that maintains area-effic
 iency\, and the parallel context stack (PCS)\, a novel RRF microarchitectu
 re. The proposed concepts are evaluated with implementations in TSMC 22-nm
  and a periodic task case study. The implementation in a RISC-V microcontr
 oller system demonstrates a 1.2% area overhead with no timing detriment fo
 r the PCS\, while the case study demonstrates a reduction in clock cycles 
 and retired instructions of up to 26% and 21%\, respectively.
DTSTAMP:20260522T162455Z
LOCATION:Poster Island D
SUMMARY:Heterogeneous Interrupts for Ultra-Low Latency Embedded RISC-V Syst
 ems - Antti Nurmi
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/LNTKNT/
END:VEVENT
END:VCALENDAR