BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//XNB8ML
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-F39Y3T@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T141000
DTEND;TZID=CET:20260610T142000
DESCRIPTION:FPGA-level emulation is a key step in pre-silicon chip design v
 alidation. However\, emulating large-scale\nmulti-core systems increasingl
 y exceed the hardware resource capacity of a single FPGA\, limiting the fe
 asibility of full-system emulation. To address this challenge\, we introdu
 ce EMiX\, a scalable multi-FPGA framework that enables distributed emulati
 on of multi-core RISC-V architectures beyond single-FPGA resource limits. 
 EMiX systematically partitions a monolithic multi-core design into multipl
 e components and deploys them across multiple interconnected FPGAs\, effec
 tively exploiting inter-FPGA interconnects to balance scalability and perf
 ormance without requiring fundamental RTL redesign. We prototype EMiX with
  a 64-core architecture across eight interconnected Alveo U55c FPGAs (scal
 able on core and FPGA counts)\, successfully demonstrating full-system exe
 cution including Linux boot. EMiX will be released as an open-source platf
 orm.
DTSTAMP:20260522T162433Z
LOCATION:Poster Island B
SUMMARY:EMiX: Emulating Beyond Single-FPGA Limits - Behzad Salami\, Alexand
 er Kropotov
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/F39Y3T/
END:VEVENT
END:VCALENDAR