BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//speaker//ZBYQTZ
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-DMYH7U@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T153000
DTEND;TZID=CET:20260610T154000
DESCRIPTION:The increasing demand for domain-specific architectures from va
 rious domains such as Artificial Intelligence (AI)\,High Performance Compu
 ting (HPC)\, and automotive systems is reshaping modern System on Chip (So
 C) design\,requiring faster iteration cycles and deeper hardware/software 
 integration.  While the open ISA RISC-V enablesunprecedented architectural
  flexibility\, it also dramatically expands the design space across system
 \, micro-architectural\,and implementation levels. Efficiently navigating 
 this complexity remains a key challenge for both academia and industry.The
  A-DECA framework is a design space exploration framework developed within
  the SoC Planner project to accelerateproductive SoC design. A-DECA enable
 s a structured and modular exploration from high-level architectural confi
 gurationdown to synthesis-aware micro-architectural evaluation\, effective
 ly bridging the gap between system-level modeling andimplementation constr
 aints.Our methodology leverage the open-source RISC-V design flow Chipyard
  to develop a hardware/software co-designsolution that supports automated 
 configuration generation\, parameter tuning\, and quantitative performance
 \, power\, areatrade-off analysis. By reducing manual exploration effort a
 nd formalizing early-stage architectural planning\, A-DECAsignificantly im
 proves design productivity and accelerates pre-silicon decision-making. Th
 e framework reinforces theopen-source chip design ecosystem and lays the f
 oundation for scalable\, chiplet-oriented RISC-V architectures. Its planne
 dopen-source release aims to further enable reproducible research\, indust
 rial adoption\, and collaborative innovation infull-flow RISC-V SoC develo
 pment.
DTSTAMP:20260522T162354Z
LOCATION:Poster Island A
SUMMARY:Fully Automated RISC-V ArchitecturalExploration with Chipyard and A
 -DECA - Lilia Zaourar\, Bruno Bodin\, Bruno Bodin
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/DMYH7U/
END:VEVENT
END:VCALENDAR