BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//A9JD3J
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-A9JD3J@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T130000
DTEND;TZID=CET:20260609T131000
DESCRIPTION:Access control is a foundation of security and is implemented i
 n the hardware of Systems-on-chip. The entire system stack relies on the s
 ecure and correct functioning of these access control mechanisms. However\
 , contemporary security verification methods face major challenges in exha
 ustively detecting targeted security vulnerabilities while also being scal
 able. We address these challenges with a novel formulation of security pro
 perty sets. Our approach introduces interlocked property sets\, which have
  a mathematical characteristic that enables scalable and exhaustive verifi
 cation of general security targets. We propose an interlocked property set
  for access control verification in processors and have evaluated our appr
 oach in several case studies on RISC-V processor cores. Our approach detec
 ted multiple security vulnerabilities.
DTSTAMP:20260522T163211Z
LOCATION:Poster Island A
SUMMARY:Exhaustive Security Verification of Access Control in Processors - 
 Anna Duque Antón
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/A9JD3J/
END:VEVENT
END:VCALENDAR