BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//CHMWCN
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-CHMWCN@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T094500
DTEND;TZID=CET:20260610T100000
DESCRIPTION:Yiftach will introduce NextSilicon’s Arbel program\, which in
 cludes a few generations of RISC-V out-of-order super scalar core systems\
 , including a silicon chip and mini computer\, and the plans for the first
  RISC-V server-grade high-performance RISC-V CPU.
DTSTAMP:20260715T065913Z
LOCATION:Plenary
SUMMARY:ARBEL™ The Leading Server-Class RISC-V CPU - Yiftach Gilad
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/CHMWCN/
END:VEVENT
END:VCALENDAR