BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//FGEDJB
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-FGEDJB@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T142000
DTEND;TZID=CET:20260609T143000
DESCRIPTION:Recent advances in quantum computing threaten conventional publ
 ic-key cryptographic algorithms\, necessitating the adoption of post-quant
 um schemes such as ML-KEM and ML-DSA. The performance of these schemes is 
 constrained primarily by two computationally intensive kernels: the Number
 -Theoretic Transform (NTT) and the Keccak-f1600 permutation. \n\nThis work
  introduces PQCUARK\, a scalar RISC-V Instruction Set Architecture (ISA) e
 xtension that accelerates both kernels through two tightly integrated unit
 s: a packed-SIMD butterfly unit for the NTT and a Keccak engine capable of
  delivering two rounds per cycle with direct access to the Load-Store Unit
 . \n\nImplementation of PQCUARK on an RV64 core and deployment on an FPGA 
 achieves up to a 10.1× speedup over NIST reference software and a 4.2× i
 mprovement over optimized implementations\, surpassing state-of-the-art so
 lutions by factors ranging from 1.4× to 12.3×. ASIC synthesis in GF22-FD
 SOI demonstrates only an 8% core-area overhead at 1.2 GHz\, with no impact
  on the critical path.
DTSTAMP:20260715T065812Z
LOCATION:Poster Island B
SUMMARY:PQCUARK: A Scalar RISC-V ISA Extension for ML-KEM and ML-DSA - Xavi
 er Carril Gil
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/FGEDJB/
END:VEVENT
END:VCALENDAR