BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//GQYRRB
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-GQYRRB@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T101500
DTEND;TZID=CET:20260609T103000
DESCRIPTION:XiangShan is an open-source high-performance RISC-V processor p
 roject launched in 2020. After six years of development\, XiangShan has be
 come the most active open-source hardware project internationally\, with o
 ver 7\,000 Stars and 900 Forks on GitHub. XiangShan is the highest-perform
 ance open-source RISC-V processor core in the world. The third-generation 
 core\, Kunminghu (KMH)\, supports RVA23 Profile and achieves a measured pe
 rformance of 16.5 points/GHz on SPECCPU2006\, reaching the level of ARM Ne
 overse‑N2 and meeting the requirements of data center and AI application
  scenarios. More importantly\, XiangShan has achieved product‑level deli
 very and large‑scale deployment. Multiple companies have successfully ta
 ped out chips based on XiangShan and deployed them at scale\, with shipmen
 ts reaching 50\,000 units. This talk introduces how XiangShan accelerates 
 its iteration through agile design and achieves product‑level delivery q
 uality through agile verification.
DTSTAMP:20260715T065853Z
LOCATION:Plenary
SUMMARY:XiangShan Practice: The Path to Industrial Deployment of Open-Sourc
 e High-Performance RISC-V Processor - YUNGANG BAO
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/GQYRRB/
END:VEVENT
END:VCALENDAR