BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//HKZX8R
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-HKZX8R@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T135000
DTEND;TZID=CET:20260610T140000
DESCRIPTION:Modern processors delegate power and thermal management to dedi
 cated Power Control Systems (PCS)\, communicating through kernel-mediated 
 interfaces such as SCMI or the emerging RPMI. \nPrior work has shown that 
 end-to-end control quality is dominated by the power-management policy rat
 her than by interface latency\, leaving room to choose communication parad
 igms based on flexibility rather than raw latency. \nWe integrate Micro XR
 CE-DDS on ControlPULP\, a RISC-V–based PCS\, connecting it to a user-spa
 ce Agent on an ARM host via a custom shared-memory transport. \nThis desig
 n removes protocol logic from kernel drivers and naturally supports multi-
 controller coordination through a shared middleware layer. Experiments on 
 a ZCU102 FPGA at 20 MHz show 490 μs of active processing per publication\
 , 0.8 MB/s throughput\, and a memory footprint under 11.2 KB for 32 topics
 . The resulting latency is comparable to SCMI [1] while enabling a more fl
 exible communication model.
DTSTAMP:20260522T163243Z
LOCATION:Poster Island D
SUMMARY:Towards Open User-Space Power-Management Communication Interfaces -
  Antonio del Vecchio\, Emanuele Venieri
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/HKZX8R/
END:VEVENT
END:VCALENDAR