BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//MCBEUE
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-MCBEUE@cfp.riscv-europe.org
DTSTART;TZID=CET:20260611T100000
DTEND;TZID=CET:20260611T101500
DESCRIPTION:A small lunar rover named "LEV-1" made surface mobility explora
 tion on the Moon in January 2024. This was the first lunar exploration rob
 ot in our country. LEV-1 was installed in the lunar lander "SLIM" and was 
 deployed onto the Moon surface just before landing.\n\nLEV-1 explored over
  the landing area fully autonomously after the deployment. The obained dat
 a inclusing images were directly transmitted to the Ground with no relay b
 y the lander.\n\nThe onboard computer of the rover used a RISC-V soft-core
  CPU implemented within the FPGA. The system is one of the world's first o
 nboard computers using a RISC-V processor being operated on the Moon.\n\nT
 his paper describes the configuration of the RISC-V controller installed o
 n LEV-1 rover as well as the technical background for using RISC-V in spac
 e applications.
DTSTAMP:20260522T163257Z
LOCATION:Plenary
SUMMARY:World's first lunar exploration rover using FPGA-based RISC-V proce
 ssor - Tetsuo YOSHIMITSU
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/MCBEUE/
END:VEVENT
END:VCALENDAR