BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//MUMV3G
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-MUMV3G@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T132500
DTEND;TZID=CET:20260610T133500
DESCRIPTION:The EAI8800 is an automotive-grade high-performance dedicated c
 hip for CMS electronic mirrors built on the RISC-V CPU developed by ESWIN 
 Computing. Adopting a heterogeneous multi-core RISC-V CPU consisting of tw
 o large cores and one small core\, ESWIN computing self-developed ISP and 
 tightly-coupled video processing architecture. This single chip realizes t
 he full-link workflow of collection\, processing and display\, addressing 
 the pain points of traditional general-purpose chips such as high latency\
 , high power consumption and high costs.\nIt boasts outstanding core perfo
 rmances: the camera-to-panel latency is no more than 16.6ms with power con
 sumption below 500mw. It supports 1920×1080@60FPS as well as HDR and nigh
 t vision enhancement\, conforms to ASIL-B functional safety standards.
DTSTAMP:20260715T065843Z
LOCATION:Demo Theater
SUMMARY:High performance RISC-V Image Processing Chip EAI8800 - Changqing L
 i
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/MUMV3G/
END:VEVENT
END:VCALENDAR