BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//QPRVWP
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-QPRVWP@cfp.riscv-europe.org
DTSTART;TZID=CET:20260611T103000
DTEND;TZID=CET:20260611T110000
DESCRIPTION:The complexity of modern electronics systems and their behavior
  in harsh environments\, demanding performance\, fault-tolerance capabilit
 ies\, and energy efficiency\, proves the need to design and implement syst
 ems adaptable to applications with mixed-criticality requirements. The Ext
 ensible Reliable Offloading Solution (EROS) has been developed as a HW-bas
 ed accelerator template capable of addressing these requirements. It is co
 mpatible with several RISC-V cores from the OpenHW Foundation and eases th
 e integration of both MM accelerators and ISA extensions using CV-X-IF cop
 rocessors. The platform offers a safety wrapper\, allowing the selected co
 re to be configured at design time and runtime in different operational mo
 des\, from single core execution to fault-tolerant operational modes such 
 as TCLS\, DCLS\, and staggered. It also provides methods for error detecti
 on and recovery. The EROS solution has been implemented as a safety accele
 rator island in the X-HEEP system\, a RISC-V microcontroller platform conc
 eived for ultra-low power scenarios\, creating the resulting X-EROS system
 . This demo evaluates X-EROS\, which has been taped out in TSMC 65nm LP te
 chnology. The platform is evaluated through performance analysis results o
 btained from the execution of an AES-256-CBC algorithm. In conjunction\, a
  controlled error injection is performed to prove the functional detection
  and recovery capabilities. The overall system power consumption is measur
 ed to show the different power profiles under different modes of operation
 \, demonstrating the capacity of the platform to adapt itself not only to 
 fault-tolerance requirements but also to low-power requirements.
DTSTAMP:20260522T163456Z
LOCATION:Devzone
SUMMARY:Hardware Acceleration Island for Safety-Critical Applications based
  on RISC-V - Luis Waucquez
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/QPRVWP/
END:VEVENT
END:VCALENDAR