BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//RZD9L9
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-RZD9L9@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T153000
DTEND;TZID=CET:20260609T154000
DESCRIPTION:Hardware-assisted in-process compartmentalization is an effecti
 ve method for addressing security threats within complex software applicat
 ions. This paper proposes DASICS\, an efficient design of hardware-assiste
 d in-process compartmentalization\, including flexible permission manageme
 nt\, sufficient security metadata protection\, complete resource access co
 ntrol\, and little hardware-to-software ABI modification requirements. DAS
 ICS divides the process into trusted and untrusted region and uses boundar
 y registers and user-level interrupts to achieve dynamic permission manage
 ment\, thereby avoiding the overhead of privilege-level switching in tradi
 tional methods. \n    We implemented a hardware prototype of DASICS on the
  RISC-V XiangShan out-of-order processor and validated its effectiveness o
 n FPGA. Experimental results show that DASICS incurs an average performanc
 e overhead of only 1.53% in SPECint2006 tests while effectively defending 
 against common vulnerabilities such as stack/heap overflows and control-fl
 ow hijacking in security test suite.
DTSTAMP:20260522T163243Z
LOCATION:Poster Island A
SUMMARY:DASICS: Efficient In-process Protection with Hardware-assisted Dyna
 mic Compartmentalization - Tianyue Lu
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/RZD9L9/
END:VEVENT
END:VCALENDAR