BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//SXGTPT
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-SXGTPT@cfp.riscv-europe.org
DTSTART;TZID=CET:20260609T141000
DTEND;TZID=CET:20260609T142000
DESCRIPTION:Post-Quantum Cryptography (PQC) is moving from algorithm select
 ion to deployment\, where performance\, energy\, and portability are key c
 onstraints\, especially on embedded and IoT-class processors. Many PQC sch
 emes stress general-purpose cores with large arithmetic workloads and heav
 y memory traffic. Instruction-set extensions (ISE) offer a practical middl
 e ground: they speed up dominant kernels while preserving programmability.
 \nIn this context\, we target post-quantum digital signatures\, which rema
 in under active evaluation\, as reflected by NIST's 2023 call for addition
 al schemes. We focus on CROSS\, a code-based signature built from zero-kno
 wledge proofs and the Restricted Syndrome Decoding Problem\, and present C
 IRCE: a RISC-V–integrated extension connected through the Core-V eXtensi
 on Interface (CV-X-IF). CIRCE supports both R-SDP and R-SDP(G)\, runs acro
 ss all official parameter sets without hardware retuning\, and achieves an
  average 2x speed-up on a Zynq UltraScale+ FPGA with an ultra-compact foot
 print (down to 800 LUTs / 100 FFs).
DTSTAMP:20260522T163122Z
LOCATION:Poster Island B
SUMMARY:CIRCE: CROSS Integrated RISC-V Cryptographic Extension - Valeria Pi
 scopo\, aledolme
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/SXGTPT/
END:VEVENT
END:VCALENDAR