BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//cfp.riscv-europe.org//eu-summit-2026//talk//XSLFRB
BEGIN:VTIMEZONE
TZID:CET
BEGIN:STANDARD
DTSTART:20001029T040000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
BEGIN:DAYLIGHT
DTSTART:20000326T030000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-eu-summit-2026-XSLFRB@cfp.riscv-europe.org
DTSTART;TZID=CET:20260610T111000
DTEND;TZID=CET:20260610T112000
DESCRIPTION:The Monte Cimone project provides a RISC-V testbed for High-Per
 formacne Computing cluster. This paper presents Monte Cimone v3 (MCv3)\, t
 he third iteration of the Monte Cimone RISC-V HPC cluster\, integrating th
 e SOPHGO Sophon SG2044 processor\, an evolution of the SG2042 used in MCv2
 . We characterize MCv3 using HPL and STREAM benchmarks coupled with power 
 measurements\, and compare it against two reference platforms: the Intel X
 eon Platinum 8480+ (Sapphire Rapids) and the NVIDIA Grace CPU Superchip. O
 ur results show that the SG2044 more than doubles single-core performance 
 and improves scalability compared to SG2042. MCv3 achieves an energy effic
 iency of 3.08GFLOPs/W which improves of 10x w.r.t. MCv1 and is in the rang
 e of x86-64 and Arm servers. On pure performance when normalized on the SI
 MD/Vector length MCv3 on its peak efficiency point (16 cores) achieves 46%
  performance of Intel Sapphire Rapids server and 91% performance of NVIDIA
  Grace CPU superchip.
DTSTAMP:20260522T163128Z
LOCATION:Poster Island C
SUMMARY:Monte Cimone v3: Where RISC-V Stands in High-Performance Computing 
 - Emanuele Venieri
URL:https://cfp.riscv-europe.org/eu-summit-2026/talk/XSLFRB/
END:VEVENT
END:VCALENDAR